Oct 14, 2013
VLSI Concepts: Maximum Clock Frequency : Static Timing Analysis (...
VLSI Concepts: Maximum Clock Frequency : Static Timing Analysis (...: Part1 Part2 Part3a Part3b Part3c Part4a Part4b Part4c Part5a Part5b Part6a Part6b Part6c Stat...
Oct 11, 2013
EE685: VLSI Broadband Communication Circuits, Aug-Nov 2007
http://www.ee.iitm.ac.in/~nagendra/videolectures/doku.php?id=ee685:start
These lectures are available on the web for the benefit of students at IIT Madras and elsewhere. Copyrights to these rest solely with the instructor and IIT Madras. Copying them, publishing them, rehosting them on other servers, or using them for any sort of commercial gain is prohibited.
Instructor: Nagendra Krishnapura
Course syllabus, schedule, and assignments can be seen here. Thanks are due to TAs-Vikas, Shankar, and Prashanth-for editing and producing the videos. If you wish to download these lectures for offline viewing, save the .swf file and view it in a browser with flash plugin or a standalone flash player. The pdf files contain the journal snapshots.
You can download the entire set of lectures(526MB). The archive contains directories for each day's lecture. It also has an index file
2007-ee685-nkrishnapura.html
from which you can access the lectures.- 2007-07-30 (pdf): Introduction to broadband digital communication
- 2007-07-31 (pdf): Introduction to broadband digital communication
- 2007-08-03 (pdf): Serializers and deserializers
- 2007-08-06(pdf): Power and delay in CMOS and current driven logic circuits (Forgot to hit “record”!)
- 2007-08-07 (pdf): CMOS logic, single ended data transmission, limitations
- 2007-08-08 (pdf): Current mode logic-basic circuit design
- 2007-08-10 (pdf): Current mode logic-MUX, XOR, latch
- 2007-08-13 (pdf): Current mode logic-latch design
- 2007-08-14 (pdf): Current mode logic-latch characteristics
- 2007-08-17 (pdf): Low pass transmission channel-Intersymbol interference, error rate
- 2007-08-20 (pdf): First order channel model, ISI
- 2007-08-21 (pdf): ISI, jitter, eye opening
- 2007-08-22 (pdf): Channel characteristics-Intersymbol interference, Crosstalk
- 2007-08-24 (pdf): Equalizer design
- 2007-08-28 (pdf): Equalizer design-minimizing the residual error
- 2007-08-31 (pdf): Equalization-Effect on noise and crosstalk
- 2007-09-03 (pdf): Tradeoffs between equalization at Tx and Rx; Design of Tx equalizers
- 2007-09-04 (pdf): Design of Transmit equalizers using flip-flops and transconductors
- 2007-09-05 (pdf): Tx equalizer-design considerations
- 2007-09-07 (pdf): Tx equalizer-design considerations; realizing variable coefficients
- 2007-09-10 (pdf): Differential pair-effect of tail node capacitance; Continuous time equalization
- 2007-09-11 (pdf): Continuous-time equalizer realization; replica biasing for the tail current source
- 2007-09-12 (pdf): Assignment 2 discussion
- 2007-09-14 (pdf): Replica biasing, optimizing transmitter swing
- 2007-09-17 (pdf): Replica biasing, optimizing transmitter swing
- 2007-09-18 (pdf): Analog layout optimization; Equalization at the receiver
- 2007-09-19 (pdf): Equalization at the receiver; Basics of adaptation
- 2007-09-24 (pdf): LMS adaptation
- 2007-09-25 (pdf): Sign-sign LMS adaptation
- 2007-09-26 (pdf): LMS implementation details
- 2007-09-28 (pdf): Adaptive equalizer implementation, S/H based equalizer, obtaining the gradients
- 2007-10-01 (pdf): Mid term discussion; Multiplexed and demultiplexed PRBS sequences; Latch vs. amplifier; Zeros for pre- and post- cursor equalization; Echo cancellation
- 2007-10-03 (pdf): Decision feedback equalizers-elimination of noise enhancement; Error propagation
- 2007-10-08 (pdf): Decision feedback equalizers-bit error rate
- 2007-10-09 (pdf): Decision feedback equalizers-implementation issues
- 2007-10-10 (pdf): Assignment 3 discussion
- 2007-10-12 (pdf): Decision feedback equalizers-implementation issues
- 2007-10-13 (pdf): Introduction to clock and data recovery-Frequency multiplication using a phase locked loop
- 2007-10-13 (pdf): Type I PLL; derivation of the phase model of the PLL; Tri state phase detector
- 2007-10-13 (pdf): (continued) Type I PLL; derivation of the phase model of the PLL; Tri state phase detector
- 2007-10-15 (pdf): Type I PLL; Reference feedthrough; Tradeoff between reference feedthrough and lock range
- 2007-10-16 (pdf): Stability of feedback loops; Derivation of the type II PLL
- 2007-10-26 (pdf): Realization of type II PLLs-charge pump, loop filter
- 2007-10-29 (pdf): Reference feedthrough in a type II PLL; Phase detector for random data
- 2007-10-30 (pdf): Linear phase detector for random data
- 2007-10-31 (pdf): Linear phase detector; Transfer functions in a PLL
- 2007-11-02 (pdf): PLL review
- 2007-11-05 (pdf): Binary phase detectors; bang bang jitter
- 2007-11-16 (pdf): Miscellaneous topics-Optimal equalizers; Linearity assumption of PLL model; PLL capture phenomenon; Hogge phase detector offset correction
Oct 10, 2013
ECEN 720: High-Speed Links Circuits and Systems
- ECEN 720: High-Speed Links Circuits and Systems
Prof. Palermo's Office Hours
MW 2:00PM-3:30PM, WERC 315E
TA Noah Yang's Office Hours
Th 1:00PM-3:00PM, WERC 105
M 5:45PM-7:35PM, ZACH 203 (Lab) or WERC 105Class Notes
Lecture 1 - Introduction
Lecture 2 - Channel Components, Wires, & Transmission Lines
Lecture 3 - TDR & S-Parameter Channel Models
Lecture 4 - Channel Pulse Model & Modulation Schemes
Lecture 5 - Termination, TX Driver, and Multiplexer Circuits
Lecture 6 - RX Circuits
Lecture 7 - Equalization Intro & TX FIR EQ
Lecture 8 - RX FIR, CTLE, & DFE Equalization
Lecture 9 - Noise Sources
Lecture 10 - Jitter
Lecture 11 - Clocking Architectures & PLLs
Lecture 12 - CDRs
Lecture 13 - Forwarded Clock Deskew Circuits
Lecture 14 - Clock Distribution Techniques
2012 Notes
Lecture 21 - Optical I/O
Reading
1/14/2013
Electrical Links - Palermo - 2011
Electrical Links - Horowitz - 1998
Backplane Link - Bulzacchelli - 2006
Low-Power Source-Synchronous Link - Balamurugan - 2008
ADC-Based Link - Harwood - 2008
Optical Link - Palermo - 2008
1/24/2013
TDR Theory - Agilent
S-Parameter Tutorial - Agilent
S-Parameter Application Note - Agilent
2/5/2013
Peak Distortion and Statistical ISI Analysis Paper
PAM2/4 Transceiver - RAMBUS
Duobinary Transceiver - NEC Presentation
Duobinary Signaling - Bell Labs
NRZ/PAM-4/Duobinary Transceivers - NTU
Voltage-Mode TX Papers
XCVR w/ Low-Swing Voltage-Mode Driver - UCLA
XCVR w/ Low-Swing Voltage-Mode Driver - RAMBUS
High-Swing Voltage-Mode Driver - IBM
High-Swing Voltage-Mode Driver - Hitachi
High-Speed TX Mux Papers
XCVR w/ Output Multiplexing Driver - Stanford
XCVR w/ Input Multiplexing - Stanford
2/18/2013
Sampler Analysis - Linkoping
Optimized Strong-Arm Flip-Flop - UC-Davis
Comparator Analysis - Stanford
Comparator Characterization - RAMBUS
Comparator Metastability Analysis - Designer's Guide
PAM4 XCVR w/ Comparator Comparison - IBM
Low Voltage Comparator - Schinkel
Low Voltage Comparator - Goll
3/5/2013
HS Link Equalization Overview - Oregon St.
RX FIR
T/2 RX FIR - Broadcom
RX CTLE
RX CTLE - UCLA
RX DFE
Direct Feedback DFE - TI
Integrating DFE - IBM
DFE w/ IIR Filter - IBM Presentation
Other Approaches
Advanced Signaling - Rambus
3/27/2013
Stateye Theory
Jitter & BER - Agilent
Dual-Dirac Jitter Model - Agilent
High-Speed Link Clocking Tutorial - Intel
PLL Jitter Optimization - UCLA
PLL Thesis - UCLA
4/10/2013
CDR Comparisons - UMinn
CDR Challenges - UCLA
Digital CDR Thesis - Stanford (Ch 2 & 4)
Digital CDR Analysis - Synopsis
Injection-Locked LC Osc. De-Skew - Intel
Forwarded Clock ILO Deskew - UToronto
Sub-Harmonic ILO - UToronto
Forwarded Clock Bandpass Filtering - BYU
RX Jitter Tracking in Fwd Clk Systems - TAMU
2012 Reading
4/20/2011
Serial Link Clock Distribution - Oregon St.
Lab
M 5:45PM-7:35PM, ZACH 203
Lab 1 90nm CMOS Cadence Setup Solution
Lab 2 12" Backplane S-Parameter Data read_sparam.mxfr_fn_to_imp.m channel_data.m Solution
Lab 3 Solution
Lab 4 Prelab 4 Solution
Lab 5 TX FIR w/ PDA Matlab Code TX FIR Eq Function
TX FIR Cadence Example
CTLE Equalization Example CTLE Function
DFE Equalization Example
Lab 6
Homework
Homework 1
Exams
Exam 1
Sample Exam1 #1 Sample Exam1 #2 Sample Exam1 #3
Exam1 Solution Exam1 Statistics
Exam 2
Sample Exam2 #1 Sample Exam2 #2 Sample Exam2 #3
Exam2 Solution Exam2 Statistics
Project
Project Description
B1 Channel B1-FEXT1 B1-FEXT2 B1-NEXT1 B1-NEXT2
C4 Channel C4-FEXT C4-NEXT1 C4-NEXT2
T20 Channel T20-FEXT1 T20-FEXT2 T20-NEXT1 T20-NEXT2
T20 Channel Transient Simulation Issues
Key Project References
TX-IIR Equalizer - Netlogic
DFE-IIR Equalizer - NTU
DFE & FEXT Cancellation - CalTech
PLL Model & PRBS Documentation PLL Frequency Domain ModelPLL Time Domain Model (Simulink)
Additional Links
Published Electrical Serial Link Data
Dennis Fischette's PLL Tutorial Page
WPI Analog Lab - Excellent Jitter Notes
Dennis Fischette's 1-Stop PLL Center
Dennis Fischette's 1-Stop PLL Center
http://www.delroy.com/PLL_dir/pll.htm
IEEE Distinguished Lecturer Series PLL Tutorial
2004 ISSCC PLL Tutorial
ISSCC 2010 Paper 13.2: A 45nm SOI Dual-PLL Processor Clock System for Multi-Protocol I/O
CICC 2009 Paper 19.3: An On-Chip, All-Digital Measurement Circuit to Characterize PLL Loop Response in 45n SOI
Frequently Asked PLL Questions
PLL Behavioral Simulation and Analysis
http://www.delroy.com/PLL_dir/pll.htm
IEEE Distinguished Lecturer Series PLL Tutorial
Abstract
2009 Tutorial (Adobe PDF version (4.4MB) )
2007 Tutorial (Adobe PDF version (3.5MB) )
2004 ISSCC PLL Tutorial
Abstract
Microsoft Powerpoint version (861KB)
Adobe PDF version (484KB)
ISSCC 2010 Paper 13.2: A 45nm SOI Dual-PLL Processor Clock System for Multi-Protocol I/O
Presentation Slides (Adobe PDF version (1.6MB)
CICC 2009 Paper 19.3: An On-Chip, All-Digital Measurement Circuit to Characterize PLL Loop Response in 45n SOI
Paper (Adobe PDF version (0.6MB)
Presentation Slides (Adobe PDF version (1.8MB) )
Frequently Asked PLL Questions
PLL Behavioral Simulation and Analysis
PLLUS - under construction
Subscribe to:
Posts (Atom)